libLCS
Edit Page
Report
Scan day: 03 March 2014 UTC
32
Virus safety - good
Description: A library for Logic Circuit Simulation developed in 100% c++. The ultimate aim of LCS is to become a thorough hardware description library, matching the functionality of the Verilog hardware description language, while keeping the usage (and syntax) as intuitive as possible.
libLCS - A Logic Circuit Simulation Library in C++ - A Logic Circuit Simulation Library in C++ libLCS-0.0.59 has been released. You can download it either by going through the page, or directly from the libLCS
Size: 209 chars
Contact Information
Email: —
Phone&Fax: —
Address: —
Extended: —
WEBSITE Info
| Page title: | libLCS - A Logic Circuit Simulation Library in C++ |
| Keywords: | |
| Description: | |
| IP-address: | 216.34.181.96 |
WHOIS Info
| NS | Name Server: NS1.P03.DYNECT.NET Name Server: NS2.P03.DYNECT.NET Name Server: NS3.P03.DYNECT.NET Name Server: NS4.P03.DYNECT.NET |
| WHOIS | Status: clientTransferProhibited Status: clientUpdateProhibited |
| Date | Creation Date: 08-aug-1999 Expiration Date: 08-aug-2015 |