TRON VLSI CPU
Edit Page
Report
Scan day: 16 February 2014 UTC
-41
Virus safety - good
Description: CISC 32-bit processor architecture developed to serve as main hardware building block of the realtime TRON Hypernetwork (Highly Functional Distributed System: HFDS), the ultimate goal of the TRON Project.
- An open microprocessor architecture for hypernetworks - The power and versatility of networked microprocessors Quick. What's the world's most expensive attack submarine? Hint: it costs as much as a nuclear aircraft carrier, and it's so expensive that the very wealthy government that purchased it can barely find the money to build two more submarines in this class.
Size: 383 chars
Contact Information
Email: —
Phone&Fax: —
Address: —
Extended: —
WEBSITE Info
| Page title: | TRON VLSI CPU Introduction |
| Keywords: | |
| Description: | |
| IP-address: | 60.43.131.247 |